

Home | Login | Logout | Access Information | Alerts |

		Welcome United States	. Falent and Haber	nara Unice	
Search Results		BROWSE	SEARCH	IEEE XPLORE GU	IDE
Results for "((clock and syn Your search matched 411 of A maximum of 100 results ar	1344704 documents.			er.	[⊠e-mail
» Search Options	ه د د د د ه د د ه د د د ه د د د ه د د د ه د د د ه د د د ه د	. 0			•
View Session History		Modify Search ((clock and synchronization and circuit and phase) <in>metadata)</in>			
New Search		Check to search only within this results set			
» Other Resources (Available For Purchase)	Displa	y Format: 🍎 Citation	Citation & Ab	stract	
Top Book Results	← view	selected items Selec	t All Deselect All	View:	1-25 <u>26-5</u>
Monolithic Phase-Locked Lo and Clock Recovery Circuits by Razavi, B.; Paperback, Edition: 1 View All 1 Result(s)	•	Design self-synchronized clock distribution networks in an SoC ASIC us remote clock feedback Hyun Lee; Han Quang Nguyen; Potter, D.W.; ASIC/SOC Conference, 2000. Proceedings, 13th Annual IEEE International			
You		13-16 Sept. 2000 Page Digital Object Identifier	10.1109/ASIC.2000		
» Key 経度に 3N社 IEEE Journal or Magazine		AbstractPlus Full Tex Rights and Permission		an Ow	
WEGNL IEE Journal or Ma	gazine	2. Novel broad-band bit	-synchronization c	ircuit module for optica	al interconi
IEEE Conference Proceeding		Onodera, K.; <u>Microwave Theory and</u> Volume 52, Issue 2, I	eb. 2004 Page(s):4	75 - 481	
IEE Conference Proceeding		Digital Object Identifier <u>AbstractPlus</u> <u>Referen</u>			
REE STD IEEE Standard		Rights and Permission			
		Volume 2, 23-26 May	5.; 2004, ISCAS '04. Pr 2004 Page(s):II - 61	oceedings of the 2004 In 7-20 Vol.2	•
		AbstractPlus Full Tex Rights and Permission		ee CNF	
		I. Operation of a 1-bit of clock Hosoya, M.; Hioe, W.; Applied Superconduct Volume 5, Issue 2, P. Digital Object Identified AbstractPlus Full Tex Rights and Permission	Takagi, K.; Goto, E.; ivity, IEEE Transacti art 3, Jun 1995 Pag r 10.1109/77.403181 at: PDF(324 KB)	ons on e(s):2831 - 2834	ch) by 4-ph

5. A dynamic clock synchronization technique for large systems Brueske, D.E.; Embabi, S.H.K.;

Components, Packaging, and Manufacturing Technology, Part B: Advanced Pa Transactions on [see also Components, Hybrids, and Manufacturing Technolog Transactions on]



emulation + clock synchronization circuit

Search

Advanced Scholar Search Scholar Preferences Scholar Help

Scholar

Results 1 - 10 of about 2,150 for emulation + clock synchronization circuit. (0.08 seconds)

Circuit emulation services over Ethernet—Part 1: Clock synchronization using timestamps - group of 2 »

All articles Recent articles

J Aweya, M Quellette, DY Montuno, K Felske - International Journal of Network Management, 2004 -

doi.wiley.com

... This technique, known as circuit emulation, must address issues of network delay, jitter and clock synchronization to handle TDM traffic properly. ...

Cited by 3 - Web Search - BL Direct

Pausible clocking-based heterogeneous systems - group of 5 »

KY Yun, AE Dooply - Very Large Scale Integration (VLSI) Systems, IEEE ..., 1999 - ieeexplore.ieee.org ... A. Synchronization Strategy A block diagram of the PCC is ... separation of the sampling edges of the clock and external ... An ME [2], [8] is a circuit that allows ... Cited by 46 - Web Search - Bt. Direct

Source synchronization and timing Vernier techniques for 1.2 GB/sSLDRAM interface - group of 2 »

Y Morooka, Y Nakase, JM Choi, HJ Shin, DJ Perlman, ... - Solid-State Circuits Conference, 1998. Digest of Technical ..., 1998 - leeexplore.leee.org

... by the SLDRAM interface chip with source synchronization and timing ... Figure 3 Source synchronized input loutput scheme (a) Clock distribution and ... I emulation ... Cited by 7 - Web Search - BL Direct

Boundary-scan: beyond production test

RM Sedmark - VLSI Test Symposium, 1994. Proceedings., 12th IEEE, 1994 - leeexplore.leee.org ... Clock synchronization problems between the system clock and TCK ... 2.1.4 Benefits of Boundary-Scan Emulation and Logic Analysis Based The benefits of boundary ... Cited by 9 - Web Search

ATM circuit emulation-a comparison of recent techniques

KM Ahmed, MG Hluchyl - Global Telecommunications Conference, 1991. GLOBECOM'91. ..., 1991 leeexplore.leee.org

Page 1 0370 CH2980-119110000-0370 \$1.00 © 1991 IEEE GLOBECOM '91 ATM Circuit Emulation -A Comparison of Recent Techniques Hassan M. Ahmed Boston University ... Cited by 6 - Web Search

Virtual in-circuit emulation for timing accurate system prototyping

L Benini, D Bruni, N Drago, F Fummi, M Poncino - ASIC/SOC Conference, 2002. 15th Annual IEEE International, 2002 - ieeexplore.ieee.org

... Figure 2: Virtual In-Circuit Emulation Scheme. ... is showed in Figure 6. Timing synchronization is implemented by ... computes the exact num- ber of clock cycles used ... Cited by 4 - Web Search

A transaction-based unified simulation/emulation architecture for functional verification - group of 9 »

- M Kudlugi, S Hassoun, C Selvidge, D Pryor - Design Automation Conference, 2001. Proceedings, 2001 leeexplore.leee.org

... When synchronizing a C simulation with emulation, the C ... to forge ahead, performing one or more clock cycles worth of work after each synchronization point ... Cited by 9 - Web Search